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This concludes the background infor-
mation.
A starting material of the present im-
proved type, depicted in the middle and
lower parts of figure, differs from prior
SOI starting materials in the following
ways:
• The front silicon layer is heavily doped
[e.g., p++-doped with boron], typically
at a concentration of 1019 atoms/cm3
instead of being lightly doped at the
conventional device concentration of
1015 atoms/cm3.
• There is a layer of thermal oxide be-
tween the front silicon layer and the
BOX layer.
• The starting material is further pre-
processed by growing, to an appropri-
ate thickness, a front epitaxial silicon
layer that is lightly doped (e.g., p-
doped) typically at a concentration of
7 × 1014 boron atoms/cm3. This front
epitaxial layer serves as the device
layer in subsequent fabrication of an
imager.
The advantage afforded by such an
improved starting material arises from
the fact that epitaxial silicon is grown at
a temperature much lower than that of
the anneal in the aforementioned BOX-
to-handle-wafer-bonding process. There-
fore, diffusion of boron away from the
interface and into the device silicon is
prevented. Optionally, one could per-
form an anneal at an intermediate tem-
perature chosen to effect a small
amount of diffusion to optimize the dop-
ing profile. Furthermore, the perform-
ance of the imager circuitry can be im-
proved because the quality of the
epitaxial silicon in the improved starting
material is better than that of the float-
zone device-layer silicon in prior SOI
starting materials. All of the arguments
made above would remain valid for cases
in which electron-donor (n) dopants
were substituted for p dopants.
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A modulator circuit board has re-
cently been developed to be used in
conjunction with a vector modulator to
generate any of a large number of mod-
ulations for bandwidth-efficient radio
transmission of digital data signals at
rates than can exceed 100 Mb/s. The
modulations include quadrature phase-
shift keying (QPSK), offset quadrature
phase-shift keying (OQPSK), Gaussian
minimum-shift keying (GMSK), and oc-
tonary phase-shift keying (8PSK) with
square-root raised-cosine pulse shap-
ing. The figure is a greatly simplified
block diagram showing the relationship
between the modulator board and the
rest of the transmitter. The role of the
modulator board is to encode the in-
coming data stream and to shape the
resulting pulses, which are fed as inputs
to the vector modulator. The combina-
tion of encoding and pulse shaping in a
given application is chosen to maximize
the bandwidth efficiency.
The modulator board includes gal-
lium arsenide serial-to-parallel convert-
ers at its input end. A complementary
metal oxide/semiconductor (CMOS)
field-programmable gate array (FPGA)
performs the coding and modulation
computations and utilizes parallel pro-
cessing in doing so. The results of the
parallel computation are combined and
converted to pulse waveforms by use of
gallium arsenide parallel-to-serial con-
verters integrated with digital-to-analog
converters. Without changing the hard-
ware, one can configure the modulator
to produce any of the designed combi-
nations of coding and modulation by
loading the appropriate bit configura-
tion file into the FPGA.
At the time of reporting the informa-
tion for this article, a prototype of the
modulator board had been tested in lab-
The Modulator Board is part of a radio transmitter, wherein it processes an incoming data stream in such a way as to generate modulator inputs for band-
width-efficient modulation.
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Coding and modulation can be selected by loading configuration bits into an FPGA.
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oratories, and tests in a two-way ground-
to-spacecraft communication link were
planned. Although the modulator board
was conceived for original use in space-
craft-to-spacecraft and spacecraft-to-
ground communications, there are po-
tential terrestrial uses in microwave
tower-to-tower links and aircraft remote
sensing systems.
By making it possible to implement
many different high-rate modulators in
the same piece of hardware, the underly-
ing design concepts of this modulator
can be expected to afford economies of
scale: It would cost less to manufacture
many identical modulator hardware units
to satisfy market demands for many types
of modulators than to manufacture
smaller numbers of specialized modula-
tor units having different designs.
This work was done by Andrew Gray, Den-
nis Lee, Norman Lay, and Craig Cheetham of
Caltech; Wai Fong, Pen-Shu Yeh, Robin King,
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Laboratory. Further information is contained
in a TSP (see page 1).
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A miniaturized instrumentation
package comprising a (1) Global Posi-
tioning System (GPS) receiver, (2) an
inertial measurement unit (IMU) con-
sisting largely of surface-microma-
chined sensors of the microelectro-
mechanical systems (MEMS) type, and
(3) a microprocessor, all residing on a
single circuit board, is part of the navi-
gation system of a compact robotic
spacecraft intended to be released from
a larger spacecraft [e.g., the Interna-
tional Space Station (ISS)] for exterior
visual inspection of the larger space-
craft. Variants of the package may also
be useful in terrestrial collision-detec-
tion and -avoidance applications. 
The navigation solution obtained by
integrating the IMU outputs is fed back
to a correlator in the GPS receiver to
aid in tracking GPS signals. The raw
GPS and IMU data are blended in a
Kalman filter to obtain an optimal navi-
gation solution, which can be supple-
mented by range and velocity data ob-
tained by use of (l) a stereoscopic pair
of electronic cameras aboard the ro-
botic spacecraft and/or (2) a laser dy-
namic range imager aboard the ISS.
The novelty of the package lies mostly
in those aspects of the design of the
MEMS IMU that pertain to controlling
mechanical resonances and stabilizing
scale factors and biases.
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Two developments improve the uti-
lization of flash memory devices in the
face of the following limitations: (1) a
flash write element (page) differs in
size from a flash erase element (block),
(2) a block must be erased before its is
rewritten, (3) lifetime of a flash mem-
ory is typically limited to about
1,000,000 erases, (4) as many as 2 per-
cent of the blocks of a given device may
fail before the expected end of its life,
and (5) to ensure reliability of reading
and writing, power must not be inter-
rupted during minimum specified read-
ing and writing times. 
The first development comprises in-
terrelated software components that reg-
ulate reading, writing, and erasure oper-
ations to minimize migration of data
and unevenness in wear; perform era-
sures during idle times; quickly make
erased blocks available for writing; de-
tect and report failed blocks; maintain
the overall state of a flash memory to sat-
isfy real-time performance require-
ments; and detect and initialize a new
flash memory device. 
The second development is a combi-
nation of hardware and software that
senses the failure of a main power supply
and draws power from a capacitive stor-
age circuit designed to hold enough en-
ergy to sustain operation until reading
or writing is completed.
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Honeywell, Inc., for Johnson Space Center.
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